REMARKS

Applicant respectfully requests reconsideration of this application as amended.

Office Action Rejections Summary

Claims 1-12 [sic] have been rejected under 35 U.S.C. §102(b) as being anticipated by PCT Patent No. WO 99/16238 of Dierickx ("Dierickx").

Status of Claims

Claims 1-2, 5-12, 17, 19-24 and 27-30 are pending in the application. Claims 1-2, 5-12, 17, 19-24 have been. The amended claims are supported by the specification. Claims 27-30 have been added. No new matter has been added. Claims 3, 4, 13-16, 18 and 25 have been canceled, without prejudice, by this amendment. Claim 26 has been previously canceled.

Claim Rejections

Claims 1-25 have been rejected under 35 U.S.C. §102(b) as being anticipated by Dierickx. It is submitted that claim 1 is patentable over the cited reference. Claim 1, as amended, recites in part:

at least one output switching element coupled to the output terminal of the amplifying element;

a first readout bus coupled to the at least one output switching element; a second readout bus coupled to the at least one output element; and an output amplifier coupled to the first and second readout buses.

(emphasis added)

Dierickx discloses column amplifiers having amplifying element A_N coupled to an output amplifier subcircuit D through a **single** bus Y. In particular, amplifying element A1 is coupled, via switch X1 to the single bus Y. (Dierickx, Figure 2).

In contrast to Dierickx, claim 1 includes the limitation of **two** readout buses coupled to an output amplifier. Therefore, it is submitted that claim 1 is not anticipated by the cited reference.

It is submitted that claims 2, 5-7 and 27-30 are patentable over the cited reference given that claims 2, 5-7 and 27-30 depend from and, therefore, include the limitations of claim 1.

For reasons similar to those given above in regards to claim 1, it is submitted that claims 8-12 are patentable over the cited reference.

It is submitted that claim 17 is patentable over the cited reference. Claim 17, as amended, recites:

A method for reducing fixed pattern noise of solid state imaging device having a group of active pixels, each pixel comprising a radiation sensitive element and an amplifying circuit, the method comprising:

reading out the signal of a pixel brought in a first state and storing the corresponding voltage level in a first memory element;

reading out the signal of the pixel brought in a second state, which is different from the first state, and storing the corresponding voltage level in a second memory element;

transferring the signal of the first memory element to an amplifying element, amplifying it and transferring it to a first readout bus;

transferring the signal of the second memory element to the same amplifying element, amplifying it and transferring it to a second readout bus; and

repeating these steps for at least part of the pixels of the imaging device. (emphasis added)

Dierickx discloses column amplifiers having amplifying element A_N coupled to an output amplifier subcircuit D through a **single** bus Y. In particular, the signals from the amplifying element A_N are transferred to the single bus Y.

In contrast to Dierickx, claim 17 includes the limitations of transferring an amplified signal of a first memory element to a first readout bus and transferring an amplified signal of a second memory element to a second readout bus. Therefore, it is

submitted that claim 17 is not anticipated by the cited reference. It is submitted that claims 19-24 are patentable over the cited reference given that claims 19-24 depend from and, therefore, include the limitations of claim 17.

In conclusion, applicants respectfully submit that in view of the arguments and amendments set forth herein, the applicable rejections have been overcome.

If the Examiner believes a telephone interview would expedite the prosecution of this application, the Examiner is invited to contact Daniel Ovanezian at (408) 720-8300.

If there are any additional charges, please charge our Deposit Account No. 02-2666.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: <u>3/20</u>, 2006

Daniel E. Ovanezian

Registration No. 41,236

12400 Wilshire Boulevard Seventh Floor Los Angeles, CA 90025-1026 (408) 720-8300

FIRST CLASS CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to Mail Stop Petition, Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.

on 3/20/0 6 Date of Deposit

JUANITA BRISCOE

Name of Person Mailing Correspondence

re